ABSTRACT This paper presents a systematic study of the effect of source/drain (S/D) implant lateral straggle on the RF performance of the symmetric and asymmetric underlap double gate (UDG) MOSFET devices. The length of the underlap regions (L un ) on each side of the gate is a critical technology parameter in determining the performance of UDG-MOSFETs. However, the value of L un is susceptible to variation due to S/D implant lateral diffusion. Therefore, it is critical to investigate the impact of S/D implant lateral straggle on the performance of UDG-MOSFETs. This paper shows that the improvement in the RF performance of the UDG-MOSFETs over the conventional DG-MOSFETs can be achieved by optimizing the S/D lateral straggle of the asymmetric UDG-MOSFETs. The RF performance study includes intrinsic capacitances and resistances, transport delay, inductance, and the cut-off frequency.
I. INTRODUCTION
The symmetric underlap double-gate (DG) MOSFET (SUDG-MOSFET) devices have several advantages over the conventional DG-MOSFETs especially, with respect to RF circuit design [1] . In addition to reducing short-channel effect (SCE), the advantages of SUDG-MOSFETs include higher output resistance (r 0 ), cut-off frequency (f T ), and intrinsic gain (g m r o ) where g m is the transconductance of the device [2] . However, the SUDG-MOSFETs have higher channel resistance than the conventional DG-MOSFETs. The higher channel resistance of UDG-MOSFETs degrades the ON current and the device performance [3] , [4] . In order to abate such degradation, asymmetric underlap DGMOSFETs (AUDG-MOSFETs) has been suggested [5] . AUDG-MOSFET structure reduces the SCEs like draininduced barrier lowering (DIBL) by keeping the underlap region between the gate and the drain, whereas, it restricts the ON current degradation by retaining the overlap region between the gate and the source region.
In both SUDG and ASUDG-MOSFET devices, the underlap length, L un from the gate edge to its nearest source/drain (S/D) diffusion junction is susceptible to variation due to the S/D implant straggle. The lateral straggle length (L S ) is defined as the maximum distance at which the S/D doping concentration falls below the channel doping level due to lateral diffusion. The variation in L S has a great impact on the device performance. A low value of L S will result in higher effective channel length causing reduced SCE at weak inversion but degraded analog/RF performance [6] - [15] . On the other hand, a higher value of L S will cause higher SCE and drain current (I d ). In addition, the adjustment of threshold voltage (V th ) is also controlled by L S [15] . Therefore, it is crucial to study the impact of L S on the RF performance of the SUDG/AUDG-MOSFETs. In this paper, we The objective of this paper is to study the effect of process dependent L S on the RF and analog performance of SUDG-/AUDG-MOSFETs. In this study, the variation in L S is obtained by varying the standard deviation of the Gaussian S/D doping profile. The numerical device simulation is performed to obtain RF/analog device parameters [16] . The RF parameters are extracted from the intrinsic small signal model of the devices including non-quasi static (NQS) effect. The RF parameters include the intrinsic gate capacitances (C gs , C gd ), distributed gate resistances (R gs , R gd ), f T , and the maximum frequency (f MAX ). And, the analog parameters include g m , and g m r o . The detailed analysis of the RF/Analog parameters is presented in Section III. In Section IV SUDG/AUDG-MOSFETs are compared with respect to the placement of S/D profiles for different straggle and the corresponding out diffusions. The linearity and harmonic distortion (HD) analysis of the devices as a function of σ is presented in Section V. Finally, the conclusion is presented in Section V.
II. DEVICE STRUCTURE AND SIMULATION PROCEDURE
The UDG-MOSFET structures under investigation are shown in Fig. 1 . Fig. 1(a) shows the SUDG-MOSFET structure whereas; Fig. 1(b) shows the AUDG-MOSFET structure. Both the devices have gate length (L Gate ) of 45 nm, oxide thickness (t ox ) of 1.9 nm, gate height (T g ) of 10 nm, S/D region length (X sd ) of 22.5 nm, and silicon body thickness (T si ) of 16 nm in accordance with ITRS 2008 for RF and Mixed Signal application [17] . The device structure includes S/D to gate underlap length L un of 20 nm for both SUDGand AUDG-MOSFETs and gate overlap length (L ov ) of 3 nm for AUDG-MOSFET. The n + S/D doping is 10 20 cm −3 and For optimization of the underlap length, devices with various L un have been simulated and the value of I on /I off are obtained from the simulation data, where I on is the on current at drain bias, V DD = 1.1 V and I off is the off current at V gs = 0 and V DD = 1.1 V. The I on /I off against the source underlap length and drain underlap length is optimized as in [4] . Thus, in the rest of the work optimized value of 20 nm has been used for L un .
In this study molybdenum is used as the gate metal and a constant threshold voltage, V th = 0.303 V at V ds = 0.05 V is used for all device analysis. The device simulation is performed with a variable gate-to-source voltage (V gs ) and the drain-to-source voltage (V ds ) of V DD /2 = 0.55 V. The bias consideration for RF simulations is fixed at V gs = V ds = V DD /2 within the frequency range of 0 to 100 GHz at an ambient temperature, T = 300 K.
In this work, all simulations are performed using Sentaurus 2-D device simulation program using Density Gradient carrier transport model [16] . For ionized impurity scattering and temperature dependence the Aurora mobility model is used [16] . And, for active carrier lifetime and density, the Shockley-Read-Hall (SRH) recombination and the incomplete ionization models, respectively are incorporated. Meshing strategy presented in [18] is used to generate robust simulation structure. The simulator is calibrated considering the carrier mobility as a function of inversion charge [19] .
The analog/ RF performance analysis of the devices is based on the analog/ RF FOMs. These FOMs are extracted 136 VOLUME 2, NO. 6, NOVEMBER 2014 from the Y-parameters of the device that are obtained using mixed-mode device simulations. The linearity of the devices is compared as a function of third order intercept point (IP 3 ) where the power of the fundamental and the third harmonic is the same. The HD characteristics of the devices are studied as a function of the primary HD FOMs including third order HD (HD3), second order HD (HD2), and the total HD. These are extracted using Integration Function Method (IFM) [20] that estimates the HD as a function of the deviation from the linear nature.
III. EFFECT OF LATERAL STRAGGLE VARIATION ON SMALL SIGNAL RF PARAMETERS
The equivalent AC small-signal models (extrinsic and intrinsic) for SUDG-and AUDG-MOSFETs are shown in Fig. 3 [21] . It is observed from Fig. 3 that the equivalent circuit for the SUDG MOSFET devices does not include the capacitance C sdx that models the additional drain induced charges in the inversion region due to high drain voltage. This is because the DIBL effect for the SUDG devices is negligible since the drain region is away from the gate edge by the underlap region.
The small-signal model parameters of the devices are calculated by extracting Y-parameters that include both the extrinsic and the intrinsic components. The extrinsic parameters consist of the source resistance (R s ), the drain resistance (R d ), and extrinsic capacitances C gso and C gdo . The capacitances C gso and C gdo represent the sum of overlap capacitances (C ov ) and outer fringe capacitances (C of ) on the source and drain side, respectively as depicted in Fig. 3 . It can be observed from Fig. 3(a) that the SUDGMOSFETs do not have C ov . The values of R s and R d are extracted using the channel resistance method [22] . The estimated value of R s = R d is 8.3 for the devices of 1ţm width. The position of the extrinsic capacitances for SUDG and AUDG-MOSFET devices are shown in Fig. 3(a) . Here, C of , C if , and C ov are the outer fringing capacitance, inner fringing capacitance, and overlap capacitance, respectively. The intrinsic capacitances (C gs and C gd ), resistances (R gs and R gd ), and inductance (L sd ) are shown in Fig. 3(b) . The L sd in the model accounts for the delay as result of NQS effect.
First of all, the extrinsic components are de-embedded by Y-parameter analysis and the pure intrinsic parameters are extracted. Then the extrinsic capacitances are extracted from numerical device simulation data at zero bias condition. In strong inversion, C if is absent because of the channel formation, and hence subtracted from the zero bias extrinsic capacitance to obtain C gso and C gdo . The component C if is calculated using the procedure reported in [10] and [23] and then extrinsic parameters are de-embedded from the extracted Y-parameters at higher bias conditions to obtain a new set of Y-parameters (Y int ) as reported in [21] . The intrinsic small signal parameters are then calculated from Y int describe in [21] . In the following subsections the effect of L S on the RF parameters is described.
A. EFFECT OF LATERAL STRAGGLE ON INTRINSIC CAPACITANCE
In Table 1 the variation of intrinsic RF parameters with s at frequency (f ) of 10 GHz is presented for both the SUDG and AUDG-MOSFET devices. In this study f = 10 GHz is chosen since, the intrinsic parameters are constant with frequency between the critical frequency limit of 0.1 GHz to 100 GHz [24] . And, Fig. 4(a) and (b) show the variation of gate capacitances as a function of V gs for SUDG and AUDG-MOSFET devices.
From Tables 1 and 4 , it is observed that for both the symmetric and asymmetric devices, C gs and C gd increases VOLUME 2, NO. 6, NOVEMBER 2014 137 with the increase of σ . This increase in cpacitance is due to the fact that as the value of σ increases a large number of S/D dopant intrudes into the channel. This dopant intrution results in a net increase of charge in the channel near the S/D region hence increasing the intrinsic capacitances.
B. EFFECT OF LATERAL STRAGGLE ON INTRINSIC RESISTANCE
The effect of σ on R gs and R gd is presented in Table 2 . It is observed from Table 2 that with increasing σ the intrinsic resistances decrease. This is due to the decrease in the value of L eff with the increase in σ . Since the intrinsic resistances of the device are directly proportional to L eff , therefore, the intrinsic resistances R gs and R gd decrease with the increase of σ . It is observed from Fig. 5 that for both SUDG/AUDGMOSFETs, the g m increses for higher value of σ . This increse in g m is due to the higher value of I ds as a result of the reduction in L eff for higher σ . The increase in I ds for higher value of σ , also enhances the channel conductance, g ds . This increase in value of g ds for higher σ , results in reduced r o as shown in Fig. 6 . The intrinsic gain is a parameter dependent on both g m and r o . Since, r o dominates g m r o , the intrinsic gain decreases for both the devices as observed in Fig. 6 .
D. EFFECT OF LATERAL STRAGGLE ON INDUCTANCE, CUTOFF FREQUENCY, AND MAXIMUM FREQUENCY OF OSCILLATION
The effect of varying σ on inductance L sd is presented in Table 3 at f = 10 GHz. It is observed from Table 3 that for both SUDG/ASUDG-MOSFETs L sd decreases for higher value of σ that can be attributed to the following reason. The g ds of a device is an important parameter determining the transport delay τ m , bearing an inverse relation. And, in preveious subsection it is observed that the channel conductance g ds is higher for higer values of σ . Thus, for higher value 138 VOLUME 2, NO. 6, NOVEMBER 2014 of σ the value τ m for both devices decraeses. Since, L sd is a small signal parameter that occurs due to carrier transport delay τ m , therefore, L sd decreases as τ m decreases.
Another two important RF paratmers are f T and f MAX which depend on the the total gate capacitance and g m of a device.
It is observed in this study that the total gate capacitance is higher for higher σ , however, the increase in g m is more prominent and dominates the frequency chracteristics. Thus, as the g m of the devices increase with increasing σ , the f T is significantly improved as shown in Fig. 7 (a) and (b) for SUDG and AUDG devices, respectively. Also, it is observed from Fig. 8(a) and (b) that the value of f MAX for higher σ devices is higher since f MAX is directly realted to f T .
IV. IMPACT OF IMPLANT EDGE PLACEMENT
In this section a comparative analysis of the two architectures is presented with respect to the RF performance. The analysis is presented considering placement of the implant edge and the variation in the lateral straggle due to the out-diffusion.
In this study, it is to be noted that in SUDG-MOSFET architecture the implant edge is isolated from the S/D side gate edge by L un . However, in AUDG-MOSFET, the implant edge is paced near the source side gate edge. As a result, in the AUDG-MOSFET, the source dopants diffuse into the channel region of the device. Due to this dopant encroachment under the gate near the source end, the influence of lateral straggle on device performance is modulated by the gate. Another important factor to be noticed in this analysis is the ratio of gate to source and gate to drain bias controlled inversion charge. In SUDG-MOSFET the ratio is same however, the ratio increases for AUDG-MOSFET due to larger gate to source bias controlled inversion charge as illustrated in the Fig. 9 . The comparison of the RF parameters with respect to the variation in σ is presented as follows.
In Table 6 the percentage change in the RF parameters, when the σ is increased from 3 nm to 7 nm, is presented. The percentage change in intrinsic parameters is subject to dominance of either the gate inversion charge or n-type dopants from out diffusion.
In Fig. 10 the intrinsic capacitances of the SUDG-MOSFET and the AUDG-MOSFET are compared for different σ . It can be observed that C gd of SUDG-MOSFET is greater than the C gd of AUDG-MOSFET due to the reduction VOLUME 2, NO. 6, NOVEMBER 2014 139 in the gate to drain bias controlled inversion charge as illustrated in Fig. 9 . Vice versa, the C gs of AUDG-MOSFET is greater than the C gs of SUDG-MOSFET, as the capacitance is primarily due to gate inversion. Now, with the increase in the lateral straggle, more and more n-type dopants penetrate into the underlap region of both devices contributing to the accumulation charge by side wall fringing [25] . However, the accumulation charge due to straggle dopants is very less in comparison to the gate inversion charge. As a result when dopants straggle into the channel region their effect is suppressed. It is gathered from Table 4 that the percentage change in C gd of AUDG-MOSFET is much greater than that for SUDG-MOSFET whereas percentage change in C gs is small for both but it is least for the AUDG-MOSFET. This is due to the fact that in AUDG-MOSFET, C gd is dominated by accumulation charge due to straggle dopant and, C gs is almost completely dependent on the gate controlled inversion charge. As a result, the percentage change in C gd of AUDG-MOSFET with σ variation is high and, for C gs it is low. On the other hand, in SUDG-MOSFET the major contribution in C gd and C gs is from the channel region inversion charge that suppresses the impact of out diffusion. It is also observed from Fig. 11 that the intrinsic resistances of the AUDG-MOSFET is much lower than the 140 VOLUME 2, NO. 6, NOVEMBER 2014 SUDG-MOSFET due to the absence of source side underlap and shift in total inversion charge sharing as shown in Fig. 9 . In AUDG-MOSFET since source side underlap is absent and the inversion charge is gate controlled, the percentage in R gs is very less. Whereas, in SUDG-MOSFET with increase in straggle, the effective underlap is significantly reduced and the accumulation charge due to straggle dopants is also increased. Thus, the percentage reduction in R gs of SUDG-MOSFET is large.
On the drain side, the R gd of AUDG-MOSFET and SUDG-MOSFET is almost the same. However, the partition edge to straggle edge length, L τ is much smaller for AUDG-MOSFET resulting slightly lower R gd . The L τ in both devices decrease rapidly with increasing σ reducing the R gd however, due to small L τ the percentage change in AUGD-MOSFET is more.
The comparison of the intrinsic delay due to NQS effect, modeled by L sd in the small signal model of the device is presented in Fig. 12 . The L sd of AUDG-MOSFET is lower than SUDG-MOSFET due to the absence of the source side underlap which reduces the source to drain carrier transit time. The percentage change in L sd for both AUDG-MOSFET and SUDG-MOSFET devices remains almost constant with respect to σ as the reduction in source to drain distance due to out-diffusion is almost equal.
V. EFFECT OF LATERAL STRAGGLE ON THE LINEARITY AND HARMONICS
In this section, the effect of L S on device linearity and distortion characteristics is analyzed for RF circuit implementation. The non-linearity of a device and HD significantly affect the RF circuit application [26] . So, it is necessary to analyze the device linearity and the distortion characteristics of the devices. In this study THD, HD2 and HD3 are considered for distortion analysis and IP3 for linearity analysis. Fig. 13 shows the effect of σ on the IP 3 for the SUDG and AUDG-MOSFETs. It is observed that for both the devices the linearity increases with the increase in σ . This can be explained by increased flatness of the g m -I d plots [24] of higher σ devices. Also, the IP 3 for the SUDG-MOSFETs is higher than that of the AUDG-MOSFETs due to lower HD3 of SUDG-MOSFETs.
In Figs AUDG-MOSFETs. It is observed that for both the devices THD and HD2 improve with increasing σ as predicted from the linearity analysis. The values of THD and HD2 for the devices are almost the same except at the minima due to HD3 that becomes significant at the minima. The position of minima for HD2 of SUDG-MOSFETs and AUDG-MOSFETs is presented in Table 5 . The position of minima in THD characteristics remains the same as that for HD2 characteristics, as HD2 dominates THD. The minima of HD2 and THD occur at the same gate voltage (V gs ) and represent the maximum g m point of the device. The reduction in HD2, observed in Fig. 15 is a result of increasing g m for higher σ as shown in Fig. 5 [27] . The HD3 characteristics of the devices are shown in Figs. 15 and 17 . The minima of HD3 are associated with the transition in mobility degradation mechanisms [27] . The position of minima for HD3 of SUDG-MOSFETs and AUDG-MOSFETs is presented in is observed at lower g m /I d corresponding to a higher gate voltage. The position of minima can be explained from the point that with increasing σ the low-field mobility,ţ 0 significantly decreases due to increased carrier scattering as a result of higher channel concentration due to lateral diffusion. This results in delayed transition in the mobility degradation mechanism due to higher required V gs . This delay becomes more evident in the AUDG-MOSFET structure where the effective channel resistance is even more.
VI. CONCLUSION
This paper presents the effect of L S variation on RF small signal parameters for symmetric and asymmetric underlap DG-FETSs. The intrinsic RF parameters, extracted from Y-parameters of the devices are analyzed by considering the variation in σ of the Gaussian S/D profiles. The analog/RF FOMs for both the devices are found to be better for higher lateral straggle considering R gs , R gd , f T , f MAX , and g m . However, from the perspective of C gs , C gd , and g m r o the simulation data show that the higher straggle reduces the operation speed as the capacitances increase and the gain is also reduced. Thus, it is necessary to control the variability in the lateral straggle to minimize the variation in RF performance in the SUDG and AUDG-MOSFET devices and circuits.
From the comparative study between SUDG and AUDGMOSFETs, it is found that the intrinsic resistance and induction parameters for AUDG-MOSFETs are better than SUDG-MOSFETs. For devices with σ of 3 nm, the value of R gs and R gd of AUDG-MOSFETs is reduced by 64.2% and 2.09%, respectively compared to SUDG-MOSFETs. And, the reduction in L sd of the AUDG-MOSFETs is 70.24%. However, a negative aspect of AUDG-MOSFET is that its intrinsic gain is reduced by 16 .67% compared to SUDGMOSFETs. In addition to that the cut-off frequency of the SUDG-MOSFETs is also better than the AUDG-MOSFET at lower straggle values by 12%.
It is, also, observed that the THD of the AUDG-MOSFETs is reduced by 8.18%. However, SUDG-MOSFETs present a better IP 3 than AUDG-MOSFETs by 0.38% at σ = 3 nm that improves to 2.33% at σ = 7 nm. The IP 3 for AUDG-MOSFETs is less due to increased scattering that degrades the third order linearity.
